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Abstract
Multicore systems present on-board memory hierarchies and com-
munication networks that influence performance when executing shared
memory parallel codes. Characterising this influence is complex, and
understanding the effect of particular hardware configurations on dif-
ferent codes is of paramount importance. In previous works, moni-
toring information extracted from hardware counters at runtime has
been used to characterise the behaviour of each thread in the parallel
code in terms of the number of floating point operations per second,
operational intensity, and latency of memory access. We propose to
use this information to guide thread migration strategies that im-
prove execution efficiency by increasing locality and affinity. Different
configurations of NAS Parallel OpenMP benchmarks on multicores
were used to validate the benefits of the proposed thread migration
strategies. Our proposed strategies produce up to 70% improvement
in scenarios where locality and affinity are low, there being a small
degradation in performance for codes with high locality and affinity.
Keywords: 3DyRM, Roofline Model, Hardware Counters, Per-
formance, Thread migration
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1 Introduction
Current microprocessors implement multicores that feature a diverse set of
compute cores and on board memory hierarchies connected by increasingly
complex communication networks and protocols with area, energy, and per-
formance implications. For a parallel code to be correctly and efficiently
executed in a multicore system, it must be carefully programmed, and mem-
ory sharing stands out as a sine qua non for general purpose programming [1].
A critical programming challenge for these systems is to partition applica-
tion tasks, mapping them to one of many possible core thread configurations
to achieve a desired performance in terms of throughput, delay, power, and
resource consumption, among others [2]. The number of mapping choices
increases as the number of cores and threads increase.
Considering the architectural features, particularly those that determine
the behaviour of memory access, it is critical to improve locality of access
and affinity among threads, data, and cores. Performance issues that are
impacted by this information are, among others, data locality, thread affinity,
and load balancing, and so addressing these issues is critical to improve
performance in general [3].
Various performance models have been proposed to understand the per-
formance of a code running on a particular system [4, 5, 6, 7, 8, 9, 10]. In
particular, the roofline model (RM) [11] offers a balance between simplicity
and descriptiveness based on the operational intensity (OI), defined as the
number of operations per byte of DRAM traffic, measured in floating point
operations per second (FLOPS)/Byte (flopsB); and the number of FLOPS,
measured in GFLOPS. The original RM presented drawbacks that have been
previously analysed [12, 13, 14]. This, the dynamic roofline model (DyRM)
was proposed [12], essentially the equivalent of splitting the execution of a
code in time slices, getting one RM for each slice, and then combining them
in a single graph that shows the evolution of the code when running. The la-
tency extended DyRM (3DyRM) [13, 14] extended the DyRM model with an
additional parameter, memory access latency, measured in number of cycles.
These works also detailed how the information provided by Precise Event
Based Sampling (PEBS) [15, 16] on Intel processors was processed to obtain
parameters that defined the models (flopsB, GFLOPS, and latency). Even
though these parameters are related, they incorporate the important factors
that influence performance of parallel shared memory code when executed in
a shared memory system, and in particular, in multicores.
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Moving threads close to where their data reside can help alleviate memory
related performance issues, since when threads migrate, the corresponding
data usually stays in the original memory module, and is accessed remotely
by the migrated thread [17]. This could induce inefficiency that, sometimes,
cannot be alleviated by the benefits of the migration [18, 19, 20, 21, 22].
Some analytical results are available for multicore processor analysis. For
example, [23] performed a mean value analysis of a multithreaded multicore
processor and showed that there is a performance valley to be avoided as the
number of threads increases. Markovian models were used in [24] to model a
cache memory subsystem with multithreading, and other works [25, 2] have
modelled multithreaded multicore using queuing models.
We use the 3DyRM model to implement strategies for migrating threads
in shared memory systems and, in particular, multicores. The concept is
to use the defining parameters of 3DyRM as objective functions to be opti-
mised. Thus, it is considered as a multiobjective optimisation problem. The
proposed technique is an iterative method inspired from evolutionary opti-
misation algorithms. To this end, we define an individual utility function to
represent the relative importance of the 3DyRM parameters. This function
is a weighted product that can be considered as representative of the perfor-
mance of each parallel thread, and the parameters characterise the efficiency
of each thread. Thus, a single value is able to quantify the performance of
each thread in terms of locality and affinity.
Section 2 describes the 3DyRM parameters used to characterise the ex-
ecution of each thread in the parallel code. We also summarise the use of
hardware counters to extract the information required for the 3DyRM with
low overhead. Section 3 introduces the proposed thread migration strate-
gies. A set of case studies based on the NAS Parallel OpenMP benchmarks
(NPB-OMP) [26] are described in Section 4, and the outcomes are discussed.
Finally, the main conclusions are summarised in Section 5.
2 Parameters to characterise the performance
of threads in parallel code
In modern systems the main bottleneck is often the connection between the
processor(s) and memory [27]. 3DyRM relates processor performance to
off-chip memory traffic. Operational intensity (OI) is the operations per
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byte of DRAM traffic (measured in flopsB). OI measures traffic between the
caches and main memory rather than between the processor and caches. OI
incorporates the DRAM bandwidth required by a processor in a particular
computer, and the cache hierarchy, since better use of cache memories would
mean less use of main memory. Thus, DyRM brings together floating point
performance, operational intensity, and memory bandwidth. However, OI is
insufficient to fully characterise memory performance, particularly on non-
uniform memory access (NUMA) systems. In a NUMA system, distance
and connection to memory cells from different cores may induce variations in
memory latency, and so the same code may perform differently depending on
where it was scheduled, which may not be detectable in DyRM. Extending
DyRM with the mean latency of memory access provides a better model of
performance. Thus, we employ the 3DyRM model, which provides a three
dimensional representation of thread performance on a particular placement.
PEBS is an advanced sampling feature of Intel Core based processors,
where the processor directly recording samples from specific hardware coun-
ters into a designated memory region. The use of PEBS as a tool to monitor
a program execution and perform thread migrations was implemented by
[28], providing runtime dynamic information about code behaviour with low
overhead [29, 15]. Our migration tool constantly gathers performance data
in terms of the 3DyRM parameters, GFLOPS, flopsB, and latency, for each
core and thread.
However, the floating point (FP) information from PEBS may sometimes
be inaccurate. FP instructions may be counted more than once when the
memory is used intensively, because they are counted when issued, not when
retired, and if their operands are not available on the L1 cache they may be
issued more than once until they are read from higher memory levels [15].
Additionally, new models of Intel processors do not allow direct reading of
FP operations. Therefore, information about retired instructions is also
recorded, so giga instructions per second (GIPS) and instructions retired
per byte (instB) may be used rather than GFLOPS and flopsB, respectively,
in relevant cases.
3 A new thread migration strategy
We introduce a new strategy for guiding thread migration in NUMA sys-
tems. The proposed algorithm performs threads migrations iteratively each
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T milliseconds. The concept is to consider the 3DyRM parameters as objec-
tive functions to be optimised, so that that increasing GFLOPS (or GIPS)
and flopsB (or instB), and decreasing latency in each thread improves per-
formance in the parallel code. There is a close relation between this and
multiobjective optimisation (MOO) problems, which have been extensively
studied [30]. The aim of most MOO solutions is to obtain the Pareto opti-
mality numerically. However, this task is usually computationally intensive,
and consequently a number of heuristic approaches have been proposed.
In our case, there are no functions to be optimised. Rather, we have a
set of values that are continuously measured in the system. Therefore, we
propose to apply MOO methods to address the problem using the 3DyRM pa-
rameters. Thread migration is then used to modify the state of each thread to
simultaneously optimise the parameters. However, GIPS, intsB and latency
have values with different orders of magnitude. For this situation, weighting
methods are recommended to aggregate the parameters [31]. Therefore, we
propose to characterise each thread using an aggregate objective function,
P , that combines the three parameters.
Let Pijk be the performance for the i-th thread of the j-th process when
executed on the k-th of N nodes. Then, for each iteration of the aggregate
function,
Pijk =
GIPSβijk · intsBγijk
latencyαijk
(1)
where GIPSβijk is the GIPS of the thread powered by β, and instB
γ
ijk and
latencyαijk are the instB and latency values powered by γ and α, respectively.
It is clear that larger values of Pijk imply better performance.
Initially, no values of Pijk are available for any thread on any node. On
each time interval, Pijk is computed for every thread on the system according
to the performance read by the hardware counters. In every interval some
values of Pijk are updated, for those nodes k where each thread was executed,
while others store the performance information of each thread when it was
executed in a different node (if available). If there is a previous value of Pijk,
the new value replaces the previously saved one. Thus, the algorithm adapts
to possible behaviour changes for the threads. For example, in a Xeon server
with four nodes, N = 4, four values of P (one for each thread) are saved each
iteration. As threads migrate and are executed on different nodes, Pijk are
progressively updated.
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Every T milliseconds, once the new values of Pijk are computed, the
thread with the worst current performance, in terms of Pijk, is selected to
be migrated. To compare threads from different processes, each individual
Pijkis divided by the mean Pijk of all threads of the same process (same j),
identified by its PID,
P̂ijk =
Pijk∑nj
m=1 Pmjh/nj
(2)
where nj is the number of threads of process j and h is, for each thread m
of process j, the last node where it was executed. Thus, for each process,
those threads with P̂ijk < 1 are currently performing worse than the mean
of the threads in the same process, and the worst performing thread in the
system is considered to be the one with the lowest P̂ijk, i.e., the thread
performing worse when compared to the other threads of its process. This is
the migration thread, denoted by Θm.
The migration can be to any core in a node other than Θm current node.
A weighted random process is employed to choose the destination, based on
the stored performance values. The aim is to consider all possible migrations,
and so all Pijk values are updated and behavioural changes are incorporated.
In order to consider all possible migrations, all Pijk values are important.
Therefore, one of the aims is to fill as many entries of Pijk as possible. To
ensure the migration will improve performance, every possible destination
is granted a number of tickets according to the likelihood of that migration
improving performance, and the destination with the larger likelihood overall
is chosen. Migration may take place to an empty core, where no other thread
is currently being executed, or to a core occupied with other threads. If there
are already threads in the core, one would have to be exchanged with Θm.
The swap thread is denoted as Θg, and all threads are candidates to be Θg.
Note that, although not all threads may be selected to be Θm, e.g. a process
with a single thread would always have P̂ijk = 1 and so never be selected,
they may still be considered to be Θg to ensure we obtain the best possible
performance for the whole system.
The rules applied to distribute tickets (B) for the random selection pro-
cedure are:
• Destinations in nodes where Θm has previously performed worse than
the current node get B1 tickets.
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• Destinations in nodes where there is no previous data recorded for Θm
get B2 tickets.
• Destinations in nodes where Θm has previously performed better than
the current node get B3 tickets.
The best migration should be that which results in good performance
from both threads, Θm and Θg. Therefore, additional tickets are awarded to
each destination according to the values of Pgn, where g is Θg, and n is the
node that currently hosts Θm:
• Destinations where Θg has previously performed worse in n in the past
get B4 tickets.
• Destinations with no previous information for Θg get B5 tickets.
• Destinations where Θg has previously performed better get B6 tickets.
• Destinations for cores with no threads assigned get B7 tickets.
Although Pijk are only saved for nodes, by including the performance of
the possible Θg, different cores in the same node, and even different threads
in the same core, may get a different number of tickets.
Clearly, suitable choice of Bk is critical, and this is discussed further
below.
When all tickets have been assigned, a final destination core is randomly
selected based on the awarded tickets. The interchanging thread, Θg, is
chosen from those currently being executed on that core, if the core is not free.
Once the threads to be migrated are selected, the migrations are actually
performed.
This algorithm is referred to as the interchange migration algorithm with
performance record (IMAR). To simplify notation, an IMAR and parameters
is denoted as IMAR[T ;α, β, γ].
However, migrations may affect not only the involved threads, Θm and
Θg, but all threads in the system due to synchronisation or other collateral
relations among threads. These relations are not accurately modelled using
each thread performance separately. Therefore, we propose the interchange
algorithm with performance record and rollback (IMAR2), where the total
performance for each iteration is calculated as the sum of all Pijk for all
threads. Thus, the current total performance, Ptcurrent, a single value, is
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available to evaluate a thread configuration, independent of the processes
being executed. The total performance of the previous iteration is stored as
Ptlast.
Incorporating these concepts, decisions are made regarding the next it-
erations of the algorithm. The algorithm may dynamically adjust the rate
of migrations by altering T between a given minimum, Tmin, and maximum,
Tmax, doubling or halving the previous value. To do that, a ratio, 0 < ω ≤ 1 is
defined for Ptcurrent/Ptlast, to limit an acceptable decrement in performance.
So, if a thread placement has low total performance, migrations should be
performed to obtain better thread placement, because they are likely to in-
crease performance (Ptcurrent ≥ ωPtlast). This way, T is decreased to perform
migrations more often and reach optimal placement quicker. On the other
hand, if thread placement has high total performance, migrations have a
greater chance of being detrimental. In this case, if Ptcurrent < ωPtlast, there
is no requirement for many migrations, so T is increased. Additionally, a
rollback mechanism is implemented, to undo migrations if they result in a
significant loss of performance, returning migrated threads to their former
locations. If a rollback is performed, no other migrations are made during
that interval.
Summarising, the rules guiding our algorithm are:
• If Ptcurrent >= ωPtlast, i.e., the total performance improves: Migra-
tions are considered productive, T is halved (T => T/2), and a new
migration is performed according to IMAR.
• If Ptcurrent < ωPtlast, i.e., the total performance decreases more than
a given threshold: Migrations are considered counter-productive, T is
doubled (T => 2× T ), and the last migration is rolled back.
The algorithm continues to migrate threads to allow for changes in system
behaviour, and to obtain performance information, rolling these back if nec-
essary (rollback). To simplify notation, IMAR2 and parameters is denoted
as IMAR2[Tmin, Tmax;α, β, γ;ω].
A simple example is presented to clarify our proposal. Consider a system
with 6 cores in three different nodes, incorporating three processes, each
with two threads. Initially, Process 1 (PID = j = 100) has 2 threads
(i = 1, 2, TID = 100, 101) executed in node 0 (cores 0 and 1), process 2
(PID = j = 200) has 2 threads (i = 1, 2, TID = 200, 201) executed in
node 1 (cores 2 and 3), and Process 3 (PID = j = 300) has 2 threads
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Table 1: Example IMAR: Initial state.
TID (i,j) core Pij0 Pij1 Pij2
100 (0,100) 0 2.4 – –
101 (1,100) 1 2.6 – –
200 (0,200) 2 – 1.4 –
201 (1,200) 3 – 1.6 –
300 (0,300) 4 – – 6.3
301 (1,300) 5 – – 5.2
(i = 1, 2, TID = 300, 301) executed in node 2 (cores 4 and 5), as shown in
Table 1, where threads are shown with the core they currently reside, and
their recorded performance in each node. Nodes where threads have not been
executed previously have no performance information recorded.
Table 2 shows a later state, where some migrations have been executed
and more performance information is available. The performance of each
thread in its current node is shown in bold. Suppose a migration has to be
decided. Table 3 shows each threads performance and normalised perfor-
mance (P̂ijk, Pijk divided by the current mean performance of all the threads
in the same process (same j), equation 2). Thread 300 has the worst relative
performance, so Θm=300.
The case studies, Section 4, show optimal values for Bk to be
• B1 = B4 = 1: previous low performances are penalised,
• B2 = B5 = 2: allow more performance information to be obtained,
• B3 = B6 = 4: previous good performances are rewarded, and
• B7 = 3: allow migrations to free cores and improve load balance.
With these values, a thread interchange that would increase the performance
of both threads involved would get eight tickets, the maximum, whereas
one that would worsen the performance of both threads would get only two
tickets, the minimum, and, therefore, have 1/4 the chance of being selected.
Migrations and interchanges where there are no data still have a chance of
being selected, providing (eventually) values for all possible Pijk.
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Table 2: Example IMAR: State after a number of iterations.
TID (i,j) core Pij0 Pij1 Pij2
100 (0,100) 2 2.5 1.9 2.9
101 (1,100) 4 2.7 1.8 3.1
200 (0,200) 0 0.9 1.4 –
201 (1,200) 5 – 1.6 2.1
300 (0,300) 1 3.3 – 6.3
301 (1,300) 3 – 8.1 5.7
Table 3: Thread performance for the example of Table II.
– 100 101 200 201 300 301
P 1.9 3.1 0.9 2.1 3.3 8.1
P̂ 0.76 1.24 0.6 1.4 0.58 1.42
Table 4 shows the distribution of tickets for this example, where destina-
tions can be considered the same as cores or threads, because there is only
one thread per core and no idle cores. Tickets are awarded according to the
past performance of thread Θg=300.
• Thread 300 cannot move to core 1 (its current location) or 0 (in the
same node), so both get 0 tickets.
• Cores 2 and 3 get B2 tickets, since there is no past information of thread
300 on node 1.
• Cores 4 and 5 get B3 tickets, because performance of thread 300 was
better on node 2 than on the current node.
Tickets are then awarded considering the past performance of the threads
that are currently executing on each particular core, when executed previ-
ously on node 0, the node currently hosting thread 300.
• Core 2 gets B6 tickets because thread 100 performed better on node 0.
• Core 3 gets B5 tickets because thread 301 has no previous performance
information on node 0.
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• Core 4 gets B4 tickets because thread 101 performed worse on node 0.
• Core 5 gets B4 tickets because thread 201 has no previous performance
information on node 0.
Thus, 21 tickets were awarded in total, and
• Thread 300 has 6/21 chances of migrating to core 2 and being inter-
changed with thread 100. This would be favourable to thread 100 and
unknown to thread 300.
• Thread 300 has 6/21 chances of moving to core 5 and being inter-
changed with thread 201. This would be unknown to thread 201 and
favourable to thread 300.
• Thread 300 has 5/21 chances of migrating to core 4 and being inter-
changed with thread 101. This would be detrimental to thread 101 and
favourable to thread 300.
• Thread 300 has 4/21 chances of going to core 3 and being interchanged
with thread 301. This would be detrimental to thread 301 and unknown
to thread 300.
Once all tickets are awarded, Θg is chosen in a lottery. The interchange
can be performed when Θm and Θg are chosen, migrating both threads to
each other cores. Note that this is a small example, in a real situation
with more threads and nodes, the probability differences among the possible
migrations would be larger.
4 Experimental results
NPB-OMP benchmarks were used to study the effect of the memory alloca-
tion. These benchmarks are well suited for multicore processors, although
they do not greatly stress the memory of large servers. To simulate the effects
of NUMA memory allocation, different memory stress situations were simu-
lated using the numactl tool [32], which allows the memory cell to store data
can to be defined and threads to be pinned to specific cores or processors. We
designed an experiment where four instances of the NPB-OMP benchmarks
are executed concurrently in a multiprocessor system, and the placement
of each could be controlled. Each benchmark instance was executed in one
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Table 4: Ticket distribution for the example of Table II.
TID (i,j) core Pij0 Pij1 Pij2 tickets
100 (0,100) 2 2.5 1.9 2.9 B2 + B6 = 2+4
101 (1,100) 4 2.7 1.8 3.1 B3 +B4 = 4+1
200 (0,200) 0 0.9 1.4 – 0
201 (1,200) 5 – 1.6 2.1 B3 + B5= 4+2
300 (0,300) 1 3.3 – 6.3 0
301 (1,300) 3 – 8.1 5.7 B2 + B5=2+2
multi-threaded process. The system employed was an Ubuntu 14, with Linux
kernel 3.10, NUMA server with four nodes, each of which had one octo-core
Xeon E5-4620 (32 physical cores in total), Sandy Bridge architecture, 16 MB
L3 cache, 2.2 GHz-2.6 GHz, and 512 GB of RAM. Node 0 contained cores 0
to 7, node 1 contained cores 8 to 15, node 2 contained cores 16 to 23, and
node 3 contained cores 24 to 31. Each benchmark was executed with just
enough threads to fill one node. Thus, each process could have its execution
threads pinned to any node and its data assigned to a selected memory cell.
Different memory placement scenarios could be established by executing as
many process as nodes. We tested the options:
• free test: The benchmarks started execution at the same time, and
the OS controlled memory and thread placement.
• direct test: Each benchmark had its threads fixed to one node and
preferred memory set to the same cell.
• crossed test: Each benchmark had its threads fixed to one processor
and preferred memory set to a different cell. When more than two
cells were considered, there were several possible combinations. The
configuration used in the case study with four cells was:
– threads in node 0 had their data in cell 1,
– threads in node 1 had their data in cell 0,
– threads in node 2 had their data in cell 3, and
– threads in node 3 had their data in cell 2.
12
• interleave test: Each benchmark had its threads fixed to one node
and memory set to interleave, with each consecutive memory page set
to a different memory cell in a round robin fashion.
Four class C NPB-OMP codes were selected to be shown here: lu.C, sp.C,
bt.C and ua.C. This selection was made according to two main criteria:
• Codes with different memory access patterns and different computing
requirements. The DyRM model was used to select two benchmarks
with low flopsB (lu.C and sp.C) and two with high flopsB (bt.C and
ua.C).
• Execution time. Since the execution times of these codes are simi-
lar, they remain in concurrent execution most of the time. This helps
studying the effect of thread migrations.
• They are representative of the benefits obtained by our proposal and
other experiments do not show different behaviours.
All benchmarks were compiled with gcc and O2 optimisation.
4.1 Baseline results
The effects of the memory placements in the execution of the NPB-OMP
benchmarks are evaluated, with threads pinned to the the same core for the
duration of their execution, so no migrations take place. These results are
used as a baseline to evaluate IMAR and IMAR2. Each test was executed on
the four nodes, combined as four processes of the same code that produced
four combinations (4 lu.C, 4 sp.C, 4 bt.C, and 4 ua.C), and four processes
of different codes, that produced one combination (lu.C/sp.C/bt.C/ua.C).
Every test was executed five times and the mean execution times are shown
in Table 5. The times for all benchmarks of lu.C/sp.C/bt.C/ua.C are
shown, whereas, for considerations of space, only the times of the fastest and
slowest instances are shown for the four equal benchmarks.
Since the NPB-OMP benchmarks perform reasonably well on multicores
and they do not stress the memory, the free test, where the OS placed
threads and memory, performs reasonably well, although inferior to the di-
rect case. sp.C is inferior to the direct test, but only when executed
with other codes in the lu.C/sp.C/bt.C/ua.C combination. For that case,
when benchmarks ua.C and bt.C finish execution in the free test, the OS
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Table 5: Baseline times for four NAS benchmarks.
Test Time (s)
concurrent benchmarks benchmark free direct interleave crossed
lu.C/sp.C/bt.C/ua.C
lu.C 220.24 210.00 428.41 1221.05
sp.C 235.53 267.89 557.39 1698.36
bt.C 201.69 180.77 260.46 500.037
ua.C 197.03 190.26 316.26 759.17
4 lu.C
fastest lu.C 213.09 209.99 444.09 1265.46
slowest lu.C 215.84 212.20 452.15 1278.86
4 sp.C
fastest sp.C 267.80 265.29 511.15 1848.41
slowest sp.C 287.49 267.71 763.88 1864
4 bt.C
fastest bt.C 181.27 180.74 242.52 452.47
slowest bt.C 185.37 182.29 246.90 453.13
4 ua.C
fastest ua.C 194.51 189.36 303.76 677.31
slowest ua.C 203.54 190.46 313.59 684.70
is free to place sp.C threads in other processors to balance the load, which
leads to a faster execution. sp.C is memory intensive, and the OS acceler-
ates its execution by making the opposite application slower. For the other
cases, placing memory and execution threads in the same node appears to
be the best option, interleaving memory does not produce good results. As
expected, by far most inferior case is the crossed test, where memory and
threads are on different nodes.
Thus, the direct case is the best option, although it has some load
balancing issues that can decrease the global performance, and the crossed
test is the worst case, as expected.
4.2 Traces
The migration tool can be configured to dump the PEBS trace to a file, which
can be read by a performance visualisation tool, such as in [13]. Thus, the
evolution of the performance of each thread, in terms of Pijk and its compo-
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Figure 1: Evolution of performance for one thread of the 4 lu.C configuration
for the direct case. The thread runs in node 0.
nents, through the execution of the benchmarks can be plotted. Figures 1
and 2 show the performance of a thread of the 4 lu.C benchmark in the
direct and crossed configurations, respectively. These figures show the
evolution in time of Pijk for a given thread and each of its performance com-
ponents, GIPS, instB, and latency, from eq. 1. Different line colours represent
different cores, and a change in colour represents a migration of the thread.
To better visualise the changes, we used a frame average of 50 measurements,
corresponding to measurement every 1.5 seconds. This frame average implies
that performance changes between migrations are not instantly visible, but
usually take the form of peaks and valleys. In Figures 1 and 2, migrations
were performed by the OS among cores in the same node, so performance
does not vary greatly during execution. As expected, performance is lower
on the crossed test, with more migrations involved.
Figure 3 shows the performance of a thread during the execution of the 4
lu.C combination in the crossed test employing IMAR migrations. Perfor-
mance increases and approaches the direct case due to the IMAR migra-
tions. Using IMAR, migrations take place between nodes, so they influence
the performance more than in Figure 2. Peaks in the graph of the same
colour, are likely due to migrations of other threads that influence the single-
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Figure 2: Evolution of performance for one thread of the 4 lu.C configuration
for the crossed case. The thread runs in node 1.
Figure 3: Evolution of performance for one thread of the 4 lu.C configuration
for the crossed test with IMAR migrations.
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Figure 4: Evolution of performance for one thread of the 4 lu.C configuration
for the crossed test with IMAR2 migrations.
colour thread, whereas peaks with a colour change are due to migrations of
the thread itself. Note that migrations usually occur after a performance
dip, because the thread was chosen to be among the worst performing by the
IMAR algorithm. For example, the migration after 250 seconds is apparently
due to an increase in memory latency.
The performance of two threads during the execution of the 4 lu.C com-
bination in the crossed test and IMAR2 migrations (ω = 0.97) are shown
in Figures 4 and 5. The tendency towards increasing performance is clear,
because the rollbacks reduce the number of migrations. There are less pro-
nounced variations in performance than in the IMAR case, due varying T
and rollback strategies. A dip in performance of thread 109565 close to 150
seconds (Fig. 4) triggers a migration from core 3 back to core 25, a rollback.
A migration from core 13 (in node 1) places the thread in core 6 (in node
0) (Fig. 5), and subsequently there are rollbacks around 70, 130, and 260
seconds, which indicate that thread 109553 was placed in an efficient node,
and it is inefficient to move it. The IMAR2 algorithm explores all possi-
ble placements for all threads, and so counter-productive migrations can be
performed, but including rollback allows their effects to be minimised. The
17
Figure 5: Evolution of performance for one thread of the 4 lu.C configuration
for the crossed test with IMAR2 migrations.
algorithm tries other node placements for the thread, computing the whole
performance record (moving to core 28, node 4, to core 23, node 3, etc.) and
checking for behaviour changes, but always returns the thread to core 6 in
node 0.
An example of migration timing in the 4 lu.C combination for the crossed
and direct tests with IMAR2 migrations is shown in Figure 6. Thresholds
ω = 0.90 and ω = 0.97 were considered, and the performance record for the
whole system is shown, where a circle represents a migration, a cross repre-
sents a rollback, and triangles mark the execution time of each test. This
graph is from a single execution of each case for each value of ω.
In direct cases, performance remains higher with ω = 0.97 through the
executions, due to rollbacks, since migrations are counter-productive in this
case. When performance dips, a rollback is executed (a yellow cross in the
figure) and it recovers.
In the crossed configurations, where migrations are initially productive,
when all threads are in inefficient placements, performance increases faster
with ω = 0.90 than with ω = 0.97. With ω = 0.90, no rollbacks are performed
during the first minute, while rollbacks with ω = 0.97 are counter-productive,
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Figure 6: Evolution of performance for the 4 lu.C configuration
for the crossed and direct cases with IMAR2[1,4;1,1,1;0.90] and
IMAR2[1,4;1,1,1;0.97].
since they make the process slower when approaching the best placements.
Nevertheless, once performance is high enough, and more threads are cor-
rectly placed, the ω = 0.97 case helps keep performance high with rollbacks,
whereas when ω = 0.90, migrations continue even once a good configuration
is obtained.
4.3 Results for IMAR
We discuss variations in execution time of our tests compared to the baseline
results of Table 5. Figures 7–10 show the results of one benchmark for all the
tests with one combination. Executions using IMAR with different values of
T , α, β, and γ are also shown.
All figures in this next sections show the experimental execution times
performing migrations, by IMAR, as a proportion of the baselines times
of each test (free, direct, interleave and crossed), expressed as a
percentage. A percentage greater that 100 means a worse execution time,
while a result under 100 shows a better execution time. A special case is
shown for the OS, where the direct, interleave and crossed tests are
modified to fix only the memory placement, letting the OS select thread
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Figure 7: Normalised execution times for lu.C in the lu.C/sp.C/bt.C/ua.C
test with IMAR.
placement. These tests show whether the OS was able to place the threads
near the memory where their data are stored. Note that, in many of the
figures, the bar for the OS result in the direct case is far higher than the
rest, so it was cropped and the actual result is shown in a box by the bar.
In this case, the effect of T , which determines the number of migra-
tions, is critical. On most of these tests, the benchmarks use the same
code, which makes comparing their performance fairer and easier. For the
lu.C/sp.C/bt.C/ua.C combination, there is an apparent bias towards ap-
plications with low instB (Figs. 7, 8, 9 and 10), with superior results for lu.C
and sp.C than for bt.C and ua.C. Note that bt.C and ua.C execute faster,
and so must always share the system among four benchmarks, whereas lu.C
and sp.C have more free cores at the end of their execution. This situation
produces superior performance, in part due to frequency scaling capabilities
on Xeon systems, when core frequency increases if not all cores are active.
Changing the scaling factors α, β, and γ has a slight impact on the effect
of the migrations. For example, consider the lu.C/sp.C/bt.C/ua.C com-
bination. For lu.C, Fig. 7, configurations which give greater importance to
memory latency, IMAR[T ; 2, 2, 1] and IMAR[T ; 2, 1, 2], for T = 1, T = 2 and
T = 4, are superior in the direct and crossed tests, where data locality is
more important, and inferior in the interleave test, where memory latency
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Figure 8: Normalised execution times for sp.C in the lu.C/sp.C/bt.C/ua.C
test with IMAR.
Figure 9: Normalised execution times for bt.C in the lu.C/sp.C/bt.C/ua.C
test with IMAR.
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Figure 10: Normalised execution times for ua.C in the
lu.C/sp.C/bt.C/ua.C test with IMAR.
is more balanced in all nodes. Figure 8, corresponding to sp.C, shows sim-
ilar outcomes to lu.C, since they are both memory intensive benchmarks,
but with more clear influence of the migrations, since memory latency is
more important. Figures 9 and 10 show less difference among configurations
because latency is not so important in these cases.
4.4 Results for IMAR2
To compare IMAR2 with IMAR, the minimum and maximum times for
IMAR2 were set to Tmin = 1 and Tmax = 4, so migrations would take place at
approximately the same times as in the IMAR study. In general, IMAR2 is su-
perior to IMAR. For example, for combination 4 lu.C (Figs. 11 and 12), as ω
increases from 0.90 to 0.97, the loss of performance in free and direct tests
is reduced, while in the interleave and crossed cases IMAR2 remains sim-
ilar to the IMAR algorithm. Figures 13–16 show a closer look at the tests with
only OS migration, compared to IMAR[1;1,1,1], and IMAR2[1,4,2;1,1,1;0.97].
These are similar to previous figures, but the data were collated in a different
way. Results are shown for each benchmark instance, for every combination,
for one given test. With ω = 0.97, most cases show less than a 10% loss of
performance from the baseline free (Fig. 13) and direct (Fig. 14) tests, and
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Figure 11: Normalised execution times for the fastest lu.C instance in the 4
lu.C test with IMAR2.
the performance increase from baseline interleave (Fig. 15) and crossed
(Fig. 16) tests are similar or superior to the IMAR case.
5 Conclusions
Modern multicore systems present complex memory hierarchies, and make
load balancing, data locality and thread affinity important issues to obtain
high performance. In this paper, thread migration algorithms, based on op-
timisation of 3DyRM parameters, were used to increase performance. The
proposed techniques improve execution times when thread locality is poor
and the OS cannot improve thread placement during runtime. A multiob-
jective optimisation method, weighted product, is proposed to combine the
3DyRM parameters.
Using hardware counters, the performance of each thread in the system
could be obtained in runtime with low overhead, and a tool was implemented
to perform thread migration and allocation during runtime, applying different
migration strategies and algorithms, tuned by a set of factors.
Two proposed migration algorithms were tested in a variety of scenarios.
The IMAR algorithm uses collected information about previous performance
for each thread to guide thread migration decisions. This algorithm was
23
Figure 12: Normalised execution times for the slowest lu.C instance in the 4
lu.C test with IMAR2.
Figure 13: Normalised execution times for free configuration with 4 nodes.
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Figure 14: Normalised execution times for direct configuration with 4
nodes.
Figure 15: Normalised execution times for interleave configuration with 4
nodes.
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Figure 16: Normalised execution times for crossed configuration with 4
nodes.
tested on a server using benchmarks from the NPB-OMP. On complex sys-
tems, where NUMA effects are more pronounced, a poor allocation of threads
and data can degrade performance by a factor of up to 5 or 6. Given a poor
distribution of threads and data, the OS by itself is not able to detect and
correct it, which greatly influences performance. The IMAR algorithm was
able to improve execution By up to 70%. However, small performance losses
were obtained in cases where the thread configuration was initially good.
The IMAR2 algorithm can be considered a refining of the IMAR algo-
rithm. It is based on the concept of evaluating the effects on the system
total performance of previous migrations and acting accordingly. Specifi-
cally, IMAR2 is based on IMAR, but adds rollback and changes in the period
between migrations. This provides for greater tuning and performs better
for those cases where migrations are unnecessary, while still improving the
performance for cases with low initial performance.
Generally, IMAR2 was superior to IMAR, which was superior to allowing
the OS to self-optimise.
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